Navegando por Data de Publicação, começando com "2014-11-19"
Agora exibindo 1 - 1 de 1
- Resultados por página
- Opções de Ordenação
listelement.badge.dso-typeItem, Suporte especializado de hardware para geração automática de loop pipelining em FPGAS(Universidade Federal de São Carlos, 2014-11-19) Souza, Guilherme Stefano Silva de; Fernandes, Marcio Merino; https://lattes.cnpq.br/7278634019537967; https://lattes.cnpq.br/9579251667291494Loop pipelining is a technique that may offer significant performance improvements, being employed not only in conventional compilation targeting microprocessors, but also by High Level Synthesis (HLS) tools, targeting heterogeneous architectures and hardware accelerators. This work presents a specialized hardware support aiming at facilitate compilation tasks for HLS tools, along with potential advantages in execution performance and total silicon area employed. Two specialized hardware modules are presented: a queue register file and an instruction predication control module.