• português (Brasil)
    • English
    • español
  • English 
    • português (Brasil)
    • English
    • español
  • Login
About
  • Politics
  • Instructions to authors
  • Contact
    • Politics
    • Instructions to authors
    • Contact
View Item 
  •   Home
  • Centro de Ciências em Gestão e Tecnologia (CCGT)
  • Programas de Pós-Graduação
  • Ciência da Computação (PPGCC-So)
  • Teses e dissertações
  • View Item
  •   Home
  • Centro de Ciências em Gestão e Tecnologia (CCGT)
  • Programas de Pós-Graduação
  • Ciência da Computação (PPGCC-So)
  • Teses e dissertações
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Browse

All of DSpaceCommunities & CollectionsBy Issue DateAuthorsAdvisorTitlesSubjectsCNPq SubjectsGraduate ProgramDocument TypeThis CollectionBy Issue DateAuthorsAdvisorTitlesSubjectsCNPq SubjectsGraduate ProgramDocument Type

My Account

Login

Análise de algoritmos paralelos de ECC em dispositivos móveis multicore

Thumbnail
View/Open
ARRUDA_Tiago_2014.pdf (1.626Mb)
Date
2014-12-15
Author
Arruda, Tiago Vanderlei de
http://lattes.cnpq.br/4501453502255478
Metadata
Show full item record
Abstract
Multicore processors adoption is due to the need of expansion on the computational capacity, what have been done in mobile devices, due to the high availability of online applications in such devices. Elliptic curve cryptography (ECC) can be used in these applications, to ensure the confidentiality in the communication performed by the mobile device. This algorithm has its security on the hardness to solve the elliptic curve discrete logarithm problem (ECDLP), what is harder to solve than RSA s problem, owning equivalent security at the cost of much smaller keys, hence reducing the computational cost of the solutions which implement it. Scalar multiplication is the main and most costly operation in ECC and is composed by the computation of many modular operations. Parallel modular multiplication algorithms where evaluated in this work, which timings were compared with timings of some sequential algorithms. Experiments were performed on a SabreLite IMX6Quad development board, with an architecture similar to a mobile device. On this platform, it was evaluated the transition from the low to the high frequency of CPU, which occurs in ondemand CPU mode during the execution of the algorithms. The relation of proportion among the timings of the algorithms evaluated on performance mode was similar to the powersave CPU mode. Some parallel algorithms were faster than the sequentials in operations among operands with at least 768 bits. Evaluating the behavior of each algorithm when integrated in the computation of scalar multiplication, it was observed that the parallels were faster in operations with a 1536-bit supersingular curve.
URI
https://repositorio.ufscar.br/handle/ufscar/634
Collections
  • Teses e dissertações

UFSCar
Universidade Federal de São Carlos - UFSCar
Send Feedback

UFSCar

IBICT
 

 


UFSCar
Universidade Federal de São Carlos - UFSCar
Send Feedback

UFSCar

IBICT